CN111027274A
|
|
Three-dimensional chip layout method
|
CN110611505A
|
|
Clock recovery circuit in FPGA and MIPI circuit
|
CN110289856A
|
|
A kind of dynamic phase shift and fractional frequency division system based on PLL circuit
|
CN110289837A
|
|
The system and method for burr is brought for eliminating DLL using LDU unit
|
CN110287138A
|
|
Method for transmitting signals in a kind of circuit device and device of integrated FPGA and MIPI
|
CN110289032A
|
|
A kind of circuit of the configuration memory of rapid configuration FPGA
|
CN110070182A
|
|
The platform chip of suitable artificial intelligence and its manufacture and design method
|
CN110069834A
|
|
A kind of system-in-a-package method of integrated fpga chip and artificial intelligence chip
|
CN109902836A
|
|
The failure tolerant method and System on Chip/SoC of artificial intelligence module
|
CN109902835A
|
|
Processing unit is provided with the artificial intelligence module and System on Chip/SoC of general-purpose algorithm unit
|
CN109933370A
|
|
Connect the System on Chip/SoC of FPGA and artificial intelligence module
|
CN109902795A
|
|
Processing unit is provided with the artificial intelligence module and System on Chip/SoC of inputoutput multiplexer
|
CN109902063A
|
|
A kind of System on Chip/SoC being integrated with two-dimensional convolution array
|
CN109902064A
|
|
A kind of chip circuit of two dimension systolic arrays
|
CN109902037A
|
|
Connect the System on Chip/SoC of the FPGA and artificial intelligence module under different clock-domains
|
CN109902040A
|
|
A kind of System on Chip/SoC of integrated FPGA and artificial intelligence module
|
CN109933371A
|
|
Its unit may have access to the artificial intelligence module and System on Chip/SoC of local storage
|
CN109933369A
|
|
The System on Chip/SoC of integrated single-instruction multiple-data stream (SIMD) framework artificial intelligence module
|
CN109901884A
|
|
The method and apparatus that the High Level Synthesis and code stream of a kind of FPGA generates
|
CN109740247A
|
|
A kind of IP and the connection method of the port EFPGA and its preferred method
|