|
US2016126909A1
|
|
Programmable hysteresis comparator
|
|
US9246509B1
|
|
Methods and apparatus for offline mismatch removal in sigma delta analog-to-digital converters
|
|
US2013271107A1
|
|
Voltage regulator with by-pass capability for test purposes
|
|
US2013128656A1
|
|
SRAM memory device and testing method thereof
|
|
US2012198291A1
|
|
Locally synchronous shared BIST architecture for testing embedded memories with asynchronous interfaces
|
|
US2012168934A1
|
|
Flip chip device having simplified routing
|
|
US2011254591A1
|
|
Input and output buffer including a dynamic driver reference generator
|
|
US7944241B1
|
|
Circuit for glitchless switching between asynchronous clocks
|
|
US2010172198A1
|
|
Data storage element sensing device
|
|
US7919983B1
|
|
Multiple output level shifter
|
|
US2011140789A1
|
|
On-the-fly frequency switching while maintaining phase and frequency lock
|
|
US2010149884A1
|
|
Reduction of power consumption in a memory device during sleep mode of operation
|
|
US2010115385A1
|
|
Detecting data-access-element-selection errors during data access in data-storage arrays
|
|
US2010091188A1
|
|
Synchronization of secondary decoded media streams with a primary media stream
|
|
US2009128104A1
|
|
Fully integrated on-chip low dropout voltage regulator
|
|
US2009167363A1
|
|
Reduction of signal skew
|
|
US2010156496A1
|
|
High voltage switch with reduced voltage stress at output stage
|
|
US2010156524A1
|
|
Pulse filtering module circuit, system, and method
|
|
US2009027126A1
|
|
Method for adaptive biasing of fully differential gain boosted operational amplifiers
|
|
US2009265739A1
|
|
Method and system for channel selection in a digital broadcast reception terminal
|
