|
US2021119621A1
|
|
Debounce circuit with noise immunity and glitch event tracking
|
|
US2021110852A1
|
|
First order memory-less dynamic element matching technique
|
|
US2021074340A1
|
|
Circuit for generating and trimming phases for memory cell read operations
|
|
US2021067144A1
|
|
Loop independent differential hysteresis receiver
|
|
US2021067159A1
|
|
Low current, wide range input common mode lvds receiver devices and methods
|
|
US2021065776A1
|
|
Memory computing, high-density array
|
|
US2021081174A1
|
|
High throughput parallel architecture for recursive sinusoid synthesizer
|
|
US2021050778A1
|
|
Charge pump circuit configured for positive and negative voltage generation
|
|
CN112134547A
|
|
Hybrid driver with low output pad capacitance
|
|
US2020411510A1
|
|
Multi-finger devices with reduced parasitic capacitance
|
|
US2020412357A1
|
|
Hybrid driver having low output pad capacitance
|
|
US2020395926A1
|
|
Programmable delay circuit
|
|
US2020395949A1
|
|
Adaptive low power common mode buffer
|
|
US2020389175A1
|
|
Phase locked loop (pll) circuit with voltage controlled oscillator (vco) having reduced gain
|
|
US2020389180A1
|
|
Sigma-delta analog-to-digital converter circuit with correction for mismatch error introduced by the feedback digital-to-analog converter
|
|
CN112053712A
|
|
In-memory compute array with integrated bias elements
|
|
US2020411089A1
|
|
Memory management device, system and method
|
|
CN112054784A
|
|
Robust soft fault-tolerant multi-bit D flip-flop circuit
|
|
US10944407B1
|
|
Source synchronous interface with selectable delay on source and delay on destination control
|
|
US2020388330A1
|
|
In-memory compute array with integrated bias elements
|
