|
KR101998587B1
|
|
Latch Circuit Preventing Failed Output In Case That Input Signal and Control Signal Happen to Transit Almost at Once
|
|
KR101881329B1
|
|
Data Buffer Capable of Compensating Data Skew on Common Data Bus and Buffering Method thereof
|
|
KR101881330B1
|
|
Data Buffer Capable of Compensating Data Skew on Common Data Bus and Buffering Method thereof
|
|
KR20170021976A
|
|
Exclusive OR Logic Circuit
|
|
KR101699241B1
|
|
Flip Flop Circuit with High Speed and Low Power
|
|
KR101699237B1
|
|
Clock Arbiter Circuit Capable of Combining 2 Respective Clock Synchronizing System into One System and Circuit Comprising the Clock Arbiter Circuit
|
|
KR101677887B1
|
|
Buffer for Bidirectional Common Bus and Bus Circuit Comprising the Buffers
|
|
KR20160099156A
|
|
Supply Voltage Level Shifter
|
|
KR101623729B1
|
|
Flip Flop Circuit with Low Power and High Speed
|
|
KR20160067239A
|
|
Memory Comprising Cell with Low Power and High Speed
|
|
KR101542125B1
|
|
Common Data Bus Circuit and Integrated Circuit Including Said Common Data Bus
|
|
KR20150120140A
|
|
Circuit and Method for Generating Control Signal for Static RAM, and Static RAM Comprising the same Circuit
|
|
KR20150117109A
|
|
Circuit and Method for Generating Sense Amp Enable Signal for Static RAM, and Static RAM Comprising the same Circuit
|
|
KR20130101347A
|
|
The sensor module detecting target over 3-dimension
|
|
KR101266436B1
|
|
The sensor module detecting target over 3-dimension
|
|
KR20100053032A
|
|
Differential signal generator
|
|
KR20100053033A
|
|
Apparatus for detecting errors of clock signal and signal processor comprising the same
|
|
KR20100053031A
|
|
Self biased differential amplifier with wide common mode input voltage range and input buffer
|
|
KR20080086008A
|
|
Voltage controlled oscillator and voltage controlled delay line
|
|
KR100715483B1
|
|
Voltage controlled oscillator
|
