|
US6489953B1
|
|
Method and system for generating CRT timing signals in a graphics accelerator
|
|
US6473087B1
|
|
Method and system for concurrent processing of slices of a bitstream in a multiprocessor (MP) system
|
|
US6242955B1
|
|
Delay lock loop circuit, system and method for synchronizing a reference signal with an output signal
|
|
US6097649A
|
|
Method and structure for refresh operation with a low voltage of logic high in a memory device
|
|
US6069507A
|
|
Circuit and method for reducing delay line length in delay-locked loops
|
|
US6104418A
|
|
Method and system for improved memory interface during image rendering
|
|
US6025751A
|
|
Self-bootstrapping word-line driver circuit and method
|
|
US5898626A
|
|
Redundancy programming circuit and system for semiconductor memory
|
|
US5950223A
|
|
Dual-edge extended data out memory
|
|
US6031429A
|
|
Circuit and method for reducing lock-in time in phase-locked and delay-locked loops
|
|
US6166743A
|
|
Method and system for improved z-test during image rendering
|
|
US5689472A
|
|
System and method for providing efficient access to a memory bank
|
|
US5808952A
|
|
Adaptive auto refresh
|
|
US5748552A
|
|
DRAM implementation for more efficient use of silicon area
|
