|
US2014219030A1
|
|
High density vertical structure nitride flash memory
|
|
US2010261324A1
|
|
Trap-charge non-volatile switch connector for programmable logic
|
|
WO2010024883A1
|
|
Complementary reference method for high reliability trap-type non-volatile memory
|
|
US2007030745A1
|
|
Referencing scheme for trap memory
|
|
US2006221706A1
|
|
Twin insulator charge storage device operation and its fabrication method
|
|
US2006187709A1
|
|
Twin insulator charge storage device operation and its fabrication method
|
|
US2007193683A1
|
|
Continuous pressed laminates
|
|
US2007047309A1
|
|
Twin MONOS array for high speed application
|
|
US2007047307A1
|
|
High speed operation method for twin MONOS metal bit array
|
|
US2005254305A1
|
|
Non-volatile memory dynamic operations
|
|
WO2005112035A2
|
|
Nonvolatile memory array organization and usage
|
|
US2004219751A1
|
|
Simplified twin monos fabrication method with three extra masks to standard CMOS
|
|
US7006378B1
|
|
Array architecture and operation methods for a nonvolatile memory
|
|
US7031192B1
|
|
Non-volatile semiconductor memory and driving method
|
|
US6876596B1
|
|
Decoder circuit with function of plural series bit line selection
|
|
US6999345B1
|
|
Method of sense and program verify without a reference cell for non-volatile semiconductor memory
|
|
US6900098B1
|
|
Twin insulator charge storage device operation and its fabrication method
|
|
US6914791B1
|
|
High efficiency triple well charge pump circuit
|
|
US6756271B1
|
|
Simplified twin monos fabrication method with three extra masks to standard CMOS
|
|
JP2003163292A
|
|
Twin nand device structure, its array operation and its fabricating method
|
