|
US2013010516A1
|
|
Memory chip with more than one type of memory cell
|
|
US2012106286A1
|
|
Memory circuit having decoding circuits and method of operating the same
|
|
US2011090753A1
|
|
Power management
|
|
US2011063894A1
|
|
SRAM cells, memory circuits, systems, and fabrication methods thereof
|
|
US2011019458A1
|
|
Memory circuits, systems, and methods for routing the memory circuits
|
|
US2011007596A1
|
|
Low-leakage power supply architecture for an SRAM array
|
|
US2010259999A1
|
|
Keepers, integrated circuits, and systems thereof
|
|
US2010315859A1
|
|
Eight-transistor SRAM memory with shared bit-lines
|
|
US2011199839A1
|
|
Weak bit compensation for static random access memory
|
|
US2011188326A1
|
|
Dual rail static random access memory
|
|
US2010254209A1
|
|
Ultra-low leakage memory architecture
|
|
US2006267132A1
|
|
Guard rings with local coupling capacitance
|
