|
US2021126628A1
|
|
Match-Slave Latch with Skewed Clock
|
|
DE102020126234A1
|
|
MULTI-WAFER COVERING LAYER FOR METAL IMPACT PROTECTION
|
|
DE102020125703A1
|
|
Memory device with parallel source lines
|
|
DE102020125330A1
|
|
HUMBLE STRUCTURE AND MANUFACTURING METHOD OF A HUMBLE STRUCTURE
|
|
US2021018853A1
|
|
Apparatus and a Method of Forming a Particle Shield
|
|
DE102020125195A1
|
|
ETCH STOP LAYER FOR THE FORMATION OF A MEMORY ARRANGEMENT
|
|
US2021098328A1
|
|
Semiconductor package and manufacturing method thereof
|
|
US2021125049A1
|
|
System for executing neural network
|
|
DE102020124766A1
|
|
EMBEDDED LIGHT SHIELDING STRUCTURE FOR CMOS IMAGE SENSOR
|
|
US2021098564A1
|
|
Metal-insulator-metal structure and methods thereof
|
|
US2021099161A1
|
|
Low Hold Multi-Bit Flip-Flop
|
|
DE102020124247A1
|
|
PHOTO LACQUER DEVELOPER AND PROCESS FOR DEVELOPING PHOTO LACQUER
|
|
DE102020123934A1
|
|
SELF-ALIGNED DOUBLE STRUCTURING
|
|
US2021125836A1
|
|
Self-aligned double patterning
|
|
US2021126101A1
|
|
Gate structure of a semiconductor device and method of forming same
|
|
US2021125883A1
|
|
Semiconductor device
|
|
US2020402971A1
|
|
Methods of manufacturing semiconductor devices
|
|
DE102020123265A1
|
|
Storage device with global and local latches
|
|
US2021098471A1
|
|
Metal Gate Contacts and Methods of Forming the Same
|
|
DE102020123125A1
|
|
BACKUP AND RESTORATION OF REGISTER DATA
|
