|
US2013106463A1
|
|
Three dimensional integrated circuit connection structure and method
|
|
US2013120021A1
|
|
3D IC structure and method
|
|
US2012319717A1
|
|
Method and apparatus for 3D IC test
|
|
US2012250286A1
|
|
Apparatus and method for increasing bandwidths of stacked dies
|
|
US2012182650A1
|
|
Enhanced ESD protection of integrated circuit in 3DIC package
|
|
US2012124248A1
|
|
Processor with tightly coupled smart memory unit
|
|
US2012112352A1
|
|
Integrated circuit system with distributed power supply comprising interposer and voltage regulator module
|
|
US2011095811A1
|
|
Substrate bias control circuit for system on chip
|
|
US2010264972A1
|
|
Fast flip-flop structure with reduced set-up time
|
|
US2011248759A1
|
|
Retention flip-flop
|
|
US2010318816A1
|
|
Separating power domains of central processing units
|
