|
US2014070333A1
|
|
Self aligned contact with improved robustness
|
|
US2014070357A1
|
|
SOI device with embedded liner in box layer to limit STI recess
|
|
US2014070292A1
|
|
Deep trench capacitor
|
|
US2014061582A1
|
|
Suspended nanowire structure
|
|
US2014061794A1
|
|
FinFET with self-aligned punchthrough stopper
|
|
US2014051247A1
|
|
Fin structure formation including partial spacer removal
|
|
US2014035141A1
|
|
Self aligned borderless contact
|
|
US2014024215A1
|
|
Double patterning method
|
|
US8546203B1
|
|
Semiconductor structure having NFET extension last implants
|
|
US2014015014A1
|
|
Field effect transistors with varying threshold voltages
|
|
US2014001555A1
|
|
Undercut insulating regions for silicon-on-insulator device
|
|
US2014001561A1
|
|
Cmos devices having strain source/drain regions and low contact resistance
|
|
US2013337637A1
|
|
Strained silicon and strained silicon germanium on insulator metal oxide semiconductor field effect transistors (MOSFETs)
|
|
US2013334603A1
|
|
Isolation structure for semiconductor devices
|
|
US8546209B1
|
|
Replacement metal gate processing with reduced interlevel dielectric layer etch rate
|
|
US2013328157A1
|
|
Spacer isolation in deep trench
|
|
US2013313651A1
|
|
Integrated circuit with on chip planar diode and CMOS devices
|
|
US2013307074A1
|
|
Epitaxial semiconductor resistor with semiconductor structures on same substrate
|
|
US2013307076A1
|
|
Method and structure for forming fin resistors
|
|
US2013306928A1
|
|
Electrically controlled optical fuse and method of fabrication
|
