EP1661143A2
|
|
Method and system for providing a programmable current source for a magnetic memory
|
CN1849668A
|
|
Method and system for providing a programmable current source for a magnetic memory
|
US2005276098A1
|
|
Method and system for providing common read and write word lines for a segmented word line MRAM array
|
CN1809929A
|
|
MRAM architecture with a bit line located underneath the magnetic tunneling junction device
|
CN1791984A
|
|
MRAM architecture and a method and system for fabricating MRAM memories utilizing the architecture
|
CN1879172A
|
|
MRAM array with segmented word and bit lines
|
WO2005048265A1
|
|
Method and system for performing readout utilizing a self reference scheme
|
US6963500B2
|
|
Magnetic tunneling junction cell array with shared reference layer for MRAM applications
|
US6933550B2
|
|
Method and system for providing a magnetic memory having a wrapped write line
|
US6982916B2
|
|
Method and system for providing temperature dependent programming for magnetic memories
|
CN1748317A
|
|
MRAM cells having magnetic write lines with a stable magnetic state at the end regions
|
CN1748323A
|
|
High density and high programming efficiency mram design
|
CN1739166A
|
|
MRAM memories utilizing magnetic write lines
|
US6982445B2
|
|
MRAM architecture with a bit line located underneath the magnetic tunneling junction device
|
US6870760B2
|
|
Method and system for performing readout utilizing a self reference scheme
|
US6909633B2
|
|
MRAM architecture with a flux closed data storage layer
|
US6940749B2
|
|
MRAM array with segmented word and bit lines
|
US6812538B2
|
|
MRAM cells having magnetic write lines with a stable magnetic state at the end regions
|
US6870759B2
|
|
MRAM array with segmented magnetic write lines
|
US7067866B2
|
|
MRAM architecture and a method and system for fabricating MRAM memories utilizing the architecture
|