|
CN105281755A
|
|
Delay phase-locked loop and filtering updating and control method of the same
|
|
CN105304120A
|
|
DDR controller low-power control circuit based on DFI interface
|
|
CN105321552A
|
|
Delay locked loop and resetting control method for same
|
|
CN105259969A
|
|
Band-gap reference circuit with small temperature coefficient
|
|
CN105353245A
|
|
DRAM DDR calibration circuit and method based on ZQ pin
|
|
CN105261392A
|
|
Memorizing unit and method based on resistive random access memory (RRAM)
|
|
CN105261399A
|
|
Method for improving utilization efficiency of standby storage array
|
|
CN105262481A
|
|
Circuit and method for improving duty ratio immunity of input clock
|
|
CN105261393A
|
|
Memory circuit based on resistance random access memory (RRAM) cells
|
|
CN105280220A
|
|
DLL locking process circuit and method for improving DRAM self-refreshing and exiting
|
|
CN105262464A
|
|
Circuit and method for reducing required retention time at chip input port
|
|
CN105261389A
|
|
Circuit and method for improving input clock duty ratio immunity and DRAM
|
|
CN105281754A
|
|
DLL output circuit and method for guaranteeing that DRAM power saving mode normally exits
|
|
CN105047229A
|
|
Circuit and method for self testing in memory cell of RRAM
|
|
CN105097049A
|
|
On-chip statistical system used for damaged units in multipage memory arrays
|
|
CN104950967A
|
|
Circuit and method for reliably compensating for threshold voltage change of MOS transistor
|
|
CN104950978A
|
|
Amplifier offset voltage compensating circuit for low-voltage band-gap reference
|
|
CN104951609A
|
|
Method for processing synchronous logic structures in gate-level netlist
|
|
CN105049007A
|
|
High-precision anti-interference comparator and method, and storage structure applying the comparator
|
|
CN104953988A
|
|
High-precision anti-interference comparator, method and memory structure using high-precision anti-interference comparator
|
