|
US2013326293A1
|
|
Memory error test routine
|
|
US2012324156A1
|
|
Method and system of organizing a heterogeneous memory architecture
|
|
US2012278650A1
|
|
Controlling nanostore operation based on monitored performance
|
|
US2012278651A1
|
|
Remapping data with pointer
|
|
US2012272036A1
|
|
Adaptive memory system
|
|
US2012272039A1
|
|
Retention-value associated memory
|
|
US2012268983A1
|
|
Random-access memory with dynamically adjustable endurance and retention
|
|
US2012151159A1
|
|
Interface methods and apparatus for memory devices using arbitration
|
|
US2011119525A1
|
|
Checkpointing in massively parallel processing
|
