|
US2012243301A1
|
|
Memory devices and methods for high random transaction rate
|
|
US9965387B1
|
|
Memory devices having embedded hardware acceleration and corresponding methods
|
|
US2012008378A1
|
|
Memory devices and methods having multiple address accesses in same cycle
|
|
US9465576B1
|
|
First-in-first-out (FIFO) memory devices and methods having multiple queuing
|
|
US9489326B1
|
|
Multi-port integrated circuit devices and methods
|
|
US8572320B1
|
|
Memory devices and systems including cache devices for memory modules
|
|
US8230167B1
|
|
Block mapping circuit and method for memory device
|
