|
US2010140679A1
|
|
Stacked dual-gate nmos devices with antimony source-drain regions and methods for manufacturing thereof
|
|
US2009087973A1
|
|
Retention improvement in dual-gate memory
|
|
US2009080258A1
|
|
Erase method in thin film nonvolatile memory
|
|
US2009067246A1
|
|
Methods to Prevent Program Disturb in Nonvolatile Memory
|
|
US8737027B1
|
|
ESD protection device with charge collections regions
|
|
US8278684B1
|
|
Voltage protection device
|
|
US2009090913A1
|
|
Dual-gate memory device with channel crystallization for multiple levels per cell (mlc)
|
|
US2008283901A1
|
|
Nonvolatile memory with multiple bits per cell
|
|
US2008083943A1
|
|
Dual-gate memory device and optimization of electrical interaction between front and back gates to enable scaling
|
|
GB0703242D0
|
|
Hi Visabitilty dog colar
|
|
US2007284621A1
|
|
Dual-gate semiconductor devices with enhanced scalability
|
|
US2007029618A1
|
|
Dual-gate device and method
|
|
US2006115939A1
|
|
Dual-gate device and method
|
