|
US2014119127A1
|
|
Dielectric charge trapping memory cells with redundancy
|
|
US2014042382A1
|
|
Sidewall diode driving device and memory using same
|
|
US2014014888A1
|
|
Thermally-confined spacer PCM cells
|
|
US2013286711A1
|
|
Blocking current leakage in a memory array
|
|
US2012075925A1
|
|
PCRAM with current flowing laterally relative to axis defined by electrodes
|
|
US2012287706A1
|
|
Isolation device free memory
|
|
US2012267597A1
|
|
Sidewall thin film electrode with self-aligned top electrode and programmable resistance memory
|
|
US2012181599A1
|
|
Low cost scalable 3D memory
|
|
US2012112788A1
|
|
Phase change device for interconnection of programmable logic device
|
|
US2012087181A1
|
|
Cross-point self-aligned reduced cell size phase change memory
|
|
US2011317480A1
|
|
Phase change memory coding
|
|
US2011305074A1
|
|
Self-aligned bit line under word line memory array
|
|
US2011286283A1
|
|
3D two bit-per-cell NAND flash memory
|
|
US2011278528A1
|
|
Self aligned fin-type programmable memory cell
|
|
US2010265773A1
|
|
3D memory array arranged for FN tunneling program and erase
|
|
US2011084397A1
|
|
3D integrated circuit layer interconnect
|
|
US2011068418A1
|
|
Substrate symmetrical silicide source/drain surrounding gate transistor
|
|
US2011063902A1
|
|
2T2R-1T1R mix mode phase change memory array
|
|
US2010321987A1
|
|
Memory device and method for sensing and fixing margin cells
|
|
US2010270593A1
|
|
Integrated circuit 3D memory array and manufacturing method
|
