|
US2014054534A1
|
|
Self-aligned interconnection for integrated circuits
|
|
US2014021439A1
|
|
Semiconductor constructions and memory arrays
|
|
US2014021431A1
|
|
Semiconductor constructions, memory cells, memory arrays and methods of forming memory cells
|
|
US2014003114A1
|
|
Compact socket connection to cross-point array
|
|
US2013292633A1
|
|
Etch bias homogenization
|
|
US2013283936A1
|
|
Material test structure
|
|
US2013207068A1
|
|
Memory cells and memory cell formation methods using sealing material
|
|
US2013193398A1
|
|
Memory arrays and methods of forming same
|
|
US2013181183A1
|
|
Resistive memory cell structures and methods
|
|
US2013126822A1
|
|
Memory arrays and methods of forming memory cells
|
|
US2013058152A1
|
|
Method, system, and device for phase change memory switch wall cell with approximately horizontal electrode contact
|
|
US2012161096A1
|
|
Phase change memory device with voltage control elements
|
|
US8243497B1
|
|
Phase change memory device with reduced programming disturbance
|
|
US2010059829A1
|
|
Process for manufacturing a memory device including a vertical bipolar junction transistor and a CMOS transistor with spacers
|
|
WO2010076833A1
|
|
Word-line driver including pull-up resistor and pull-down transistor
|
|
US2011248233A1
|
|
Method for fabricating a phase-change memory cell
|
|
US2011248382A1
|
|
Double patterning method for creating a regular array of pillars with dual shallow trench isolation
|
|
US2007254446A1
|
|
Self-aligned bipolar junction transistors
|
|
US2006097341A1
|
|
Forming phase change memory cell with microtrenches
|
