|
US6975260B1
|
|
Geometric D/A converter for a delay-locked loop
|
|
US7053423B1
|
|
Thyristor having a first emitter with relatively lightly doped portion to the base
|
|
US7123508B1
|
|
Reference cells for TCCT based memory cells
|
|
US7096144B1
|
|
Digital signal sampler
|
|
US7054191B1
|
|
Method and system for writing data to memory cells
|
|
US6944051B1
|
|
Data restore in thryistor based memory devices
|
|
US6891205B1
|
|
Stability in thyristor-based memory device
|
|
US6891774B1
|
|
Delay line and output clock generator using same
|
|
US6947349B1
|
|
Apparatus and method for producing an output clock pulse and output clock generator using same
|
|
US7089439B1
|
|
Architecture and method for output clock generation on a high speed memory device
|
|
US6888176B1
|
|
Thyrister semiconductor device
|
|
US6937085B1
|
|
Sense amplifier based voltage comparator
|
|
US6828202B1
|
|
Semiconductor region self-aligned with ion implant shadowing
|
|
US6734815B1
|
|
Geometric D/A converter for a delay-locked loop
|
|
US6756838B1
|
|
Charge pump based voltage regulator with smart power regulation
|
|
US6980457B1
|
|
Thyristor-based device having a reduced-resistance contact to a buried emitter region
|
|
US6965129B1
|
|
Thyristor-based device having dual control ports
|
|
US6756612B1
|
|
Carrier coupler for thyristor-based semiconductor device
|
|
US2004071013A1
|
|
Circuit and method for implementing a write operation with TCCT-based memory cells
|
|
US6818482B1
|
|
Method for trench isolation for thyristor-based device
|
