|
US2013334595A1
|
|
Structure and method for a field effect transistor
|
|
US2013334614A1
|
|
Structure and method for FinFET device
|
|
US2013256764A1
|
|
Gate stack of fin field effect transistor with slanted sidewalls
|
|
US2013235652A1
|
|
Structure and method for a SRAM circuit
|
|
US2013235640A1
|
|
Semiconductor memory and method of making the same
|
|
US2013194859A1
|
|
Method and apparatus for switching power in a dual rail memory
|
|
US2013122709A1
|
|
Inverse spacer processing
|
|
US2013121087A1
|
|
Semiconductor manufacturing method
|
|
US2013077375A1
|
|
Layout for semiconductor memories
|
|
US2012001232A1
|
|
ROM cell circuit for FinFET devices
|
|
US2012001197A1
|
|
Layout for multiple-fin SRAM cell
|
|
US2011317485A1
|
|
Structure and method for SRAM cell circuit
|
|
US2011317477A1
|
|
Cell structure for dual-port SRAM
|
|
US2011222332A1
|
|
Fully balanced dual-port memory cell
|
|
US2011182098A1
|
|
Integrated circuits and methods for forming the same
|
|
US2011069527A1
|
|
ROM cell having an isolation transistor formed between first and second pass transistors and connected between a differential bitline pair
|
|
US2011075470A1
|
|
Embedded SRAM structure and chip
|
|
US2011026289A1
|
|
Cell structure for dual port SRAM
|
|
US2011157963A1
|
|
SRAM word-line coupling noise restriction
|
|
US2010177545A1
|
|
Memory circuits and routing of conductive layers thereof
|
