|
US2014071760A1
|
|
Systems and methods for erasing charge-trap flash memory
|
|
US8969169B1
|
|
DRAM MIM Capacitor Using Non-Noble Electrodes
|
|
US2014048860A1
|
|
Semiconductor device having semiconductor pillar
|
|
US2013286715A1
|
|
Semiconductor device with memory device
|
|
US2013223152A1
|
|
Clock generator
|
|
US2013228837A1
|
|
Semiconductor device
|
|
US2014241059A1
|
|
Method and device for storing and reading reliable information in a NAND array
|
|
JP2013206530A
|
|
Method of programming selection transistors for nand flash memory
|
|
US2013173864A1
|
|
Semiconductor device including row cache register
|
|
US2014173173A1
|
|
Method, device, and system including configurable bit-per-cell capability
|
|
JP2013157597A
|
|
Method for manufacturing semiconductor device
|
|
JP2013131738A
|
|
Semiconductor device
|
|
JP2013131737A
|
|
Semiconductor device
|
|
JP2013138177A
|
|
Semiconductor device manufacturing method
|
|
JP2013153133A
|
|
Semiconductor device
|
|
JP2013102136A
|
|
Semiconductor device and manufacturing method of the same
|
|
EP2584563A2
|
|
Memory device in particular extra array configured therein for configuration and redundancy information
|
|
JP2014038904A
|
|
Semiconductor device
|
|
JP2014022652A
|
|
Semiconductor device and test equipment therefor, and semiconductor device test method
|
|
JP2014002826A
|
|
Semiconductor device and information processing system including the same
|
