|
US8017998B1
|
|
Gettering contaminants for integrated circuits formed on a silicon-on-insulator structure
|
|
US7859929B1
|
|
Sense amplifiers
|
|
US7738274B1
|
|
Content-addressable memory architecture
|
|
US7894256B1
|
|
Thyristor based memory cell
|
|
US7894255B1
|
|
Thyristor based memory cell
|
|
US7489008B1
|
|
High Ion/Ioff SOI MOSFET using body voltage control
|
|
US7592642B1
|
|
Thyristor-based semiconductor device with indium-carbon implant and method of fabrication
|
|
US7324394B1
|
|
Single data line sensing scheme for TCCT-based memory cells
|
|
US7554130B1
|
|
Reducing effects of parasitic transistors in thyristor-based memory using an isolation or damage region
|
|
US7786505B1
|
|
Reduction of charge leakage from a thyristor-based memory cell
|
|
US7587643B1
|
|
System and method of integrated circuit testing
|
|
US7316941B1
|
|
Semiconductor device with a MOSFET formed in close proximity to a bipolar device and method of manufacture
|
|
US7381999B1
|
|
Workfunction-adjusted thyristor-based memory device
|
|
US7319622B1
|
|
Bitline shielding for thyristor-based memory
|
|
US7379381B1
|
|
State maintenance pulsing for a memory device
|
|
US7125753B1
|
|
Self-aligned thin capacitively-coupled thyristor structure
|
|
US2005233506A1
|
|
Semiconductor device with leakage implant and method of fabrication
|
|
US7460395B1
|
|
Thyristor-based semiconductor memory and memory array with data refresh
|
|
US7573077B1
|
|
Thyristor-based semiconductor memory device with back-gate bias
|
|
US7262443B1
|
|
Silicide uniformity for lateral bipolar transistors
|
