|
US2006259834A1
|
|
Method and system for debug and test using replicated logic
|
|
US7376919B1
|
|
Methods and apparatuses for automated circuit optimization and verification
|
|
US2006190860A1
|
|
Method and system for debugging using replicated logic and trigger logic
|
|
US7366997B1
|
|
Methods and apparatuses for thermal analysis based circuit design
|
|
US7146589B1
|
|
Reducing equivalence checking complexity using inverse function
|
|
US2005010880A1
|
|
Method and user interface for debugging an electronic system
|
|
US7263673B1
|
|
Method and apparatus for automated synthesis and optimization of datapaths
|
|
US2006031795A1
|
|
Methods and apparatuses for transient analyses of circuits
|
|
US7251800B2
|
|
Method and apparatus for automated circuit design
|
|
US7178118B2
|
|
Method and apparatus for automated circuit design
|
|
US7107570B1
|
|
Method and system for user-defined triggering logic in a hardware description language
|
|
US7237214B1
|
|
Method and apparatus for circuit partitioning and trace assignment in circuit design
|
|
US7131078B1
|
|
Method and apparatus for circuit design and synthesis
|
|
US7082582B1
|
|
Reducing clock skew in clock gating circuits
|
|
US7240303B1
|
|
Hardware/software co-debugging in a hardware description language
|
|
US7162704B2
|
|
Method and apparatus for circuit design and retiming
|
|
US7093204B2
|
|
Method and apparatus for automated synthesis of multi-channel circuits
|
|
US7222315B2
|
|
Hardware-based HDL code coverage and design analysis
|
|
US7350173B1
|
|
Method and apparatus for placement and routing cells on integrated circuit chips
|
|
US7007254B1
|
|
Method and apparatus for the design and analysis of digital circuits with time division multiplexing
|
