Diagonal deep well region for routing body-bias voltage for MOSFETS in surface well regions
WO2007123694A1
Memory circuit
WO2007123693A1
A multi-portioned instruction memory
US7478226B1
Processing bypass directory tracking system and method
US7336090B1
Frequency specific closed loop feedback control of integrated circuits
US7495466B1
Triple latch flip flop system and method
WO2006086301A1
System and method for providing a secure boot architecture
US7414485B1
Circuits, systems and methods relating to dynamic ring oscillators
US7496727B1
Secure memory access system and method
US7394681B1
Column select multiplexer circuit for a domino random access memory array
US7315178B1
System and method for measuring negative bias thermal instability with a ring oscillator
US2007022341A1
Method and system for protecting processors from unauthorized debug access
US7305647B1
Using standard pattern tiles and custom pattern tiles to generate a semiconductor design layout having a deep well structure for routing body-bias voltage
US2007008021A1
Elastic pipeline latch with a safe mode
US7217962B1
Wire mesh patterns for semiconductor devices
US7405597B1
Advanced repeater with duty cycle adjustment
US7376798B1
Memory management methods and systems that support cache consistency
US7227397B1
System, method and circuits for generating a signal
US7212064B1
Methods and systems for measuring temperature using digital signals
