|
US6223148B1
|
|
Logic analysis system for logic emulation systems
|
|
US6061511A
|
|
Reconstruction engine for a hardware circuit emulator
|
|
US6009531A
|
|
Transition analysis and circuit resynthesis method and device for digital circuit modeling
|
|
US6104210A
|
|
Method for avoiding bus contention in a digital circuit
|
|
US5854752A
|
|
Circuit partitioning technique for use with multiplexed inter-connections
|
|
US5126966A
|
|
High speed logic simulation system with stimulus engine using independent event channels selectively driven by independent stimulus programs
|
|
US4787062A
|
|
Glitch detection by forcing the output of a simulated logic device to an undefined state
|
|
US4787061A
|
|
Dual delay mode pipelined logic simulator
|
