|
US2016110484A1
|
|
Method and apparatus for transaction recording and visualization
|
|
US2015278421A1
|
|
IR-aware sneak routing
|
|
US2015143322A1
|
|
Switch cell
|
|
US2015143310A1
|
|
P-cell caching
|
|
US2014143747A1
|
|
Gateway model routing with slits on wires
|
|
US2014075402A1
|
|
Method of fast analog layout migration
|
|
US2013227509A1
|
|
Prototype and emulation system for multiple custom prototype boards
|
|
US2014068542A1
|
|
Systems and methods for designing and making integrated circuits with consideration of wiring demand ratio
|
|
US2013117007A1
|
|
Method and apparatus for turning custom prototype boards into co-simulation, co-emulation systems
|
|
US2013275933A1
|
|
Hierarchical power map for low power design
|
|
US2014013293A1
|
|
Hierarchical power map for low power design
|
|
US2013185687A1
|
|
Parameterized cell layout generation guided by a design rule checker
|
|
US2013091481A1
|
|
Method of schematic driven layout creation
|
