Mobile electronic devices utilizing reconfigurable processing techniques to enable higher speed applications with lowered power consumption
JP2012133756A
System and method for computational unification of heterogeneous implicit and explicit processing elements
EP2450799A1
Heterogeneous computing system comprising a switch/network adapter port interface utilizing load-reduced dual in-line memory modules (LR-DIMMS) incorporating isolation memory buffers
US2007088886A1
Dynamic priority conflict resolution in a multi-processor computer system having shared resources
US2006012395A1
Reconfigurable processor element utilizing both coarse and fine grained reconfigurable elements
US2005283546A1
Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers
WO2005008464A1
Switch/network adapter port incorporating selectively accessible shared memory resources
US7149867B2
System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware
EP1573461A2
Map compiler pipelined loop structure
WO2004063934A1
System and method for scalable interconnection of adaptive processor nodes for clustered computer systems
US2004019703A1
Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices
US7197575B2
Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers
CA2483541A1
Adaptive processor architecture incorporating a field programmable gate array control element having at least one embedded microprocessor core
US7299458B2
System and method for converting control flow graph representations to control-dataflow graph representations
US6964029B2
System and method for partitioning control-dataflow graph representations
US7225324B2
Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions
US6983456B2
Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms
US7155708B2
Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation
US6996656B2
System and method for providing an arbitrated memory bus in a hybrid computing system
