|
US2008186316A1
|
|
Minimized Table Lookup
|
|
US2007150697A1
|
|
Vector processor with multi-pipe vector block matching
|
|
US2006259737A1
|
|
Vector processor with special purpose registers and high speed memory access
|
|
WO2006121443A2
|
|
Direct memory access (dma) method and apparatus and dma for video processing
|
|
WO2006121444A1
|
|
Vector processor with special purpose registers and high speed memory access
|
|
US2006259807A1
|
|
Method and apparatus for clock synchronization between a processor and external devices
|
|
WO2006121437A1
|
|
Method and apparatus for clock synchronization between a processor and external devices
|
|
US2006259657A1
|
|
Direct memory access (DMA) method and apparatus and DMA for video processing
|
|
US2005039071A1
|
|
System for repair of ROM programming errors or defects
|
|
US2005023705A1
|
|
Power grid layout techniques on integrated circuits
|
|
US2006291300A1
|
|
High speed data access memory arrays
|
|
US7454532B1
|
|
Stream data interface for processing system
|
|
US2003140219A1
|
|
Idle power reduction for state machines
|
|
US6910199B2
|
|
Circuit group design methodologies
|
