|
US7884649B1
|
|
Selection of optimal clock gating elements
|
|
US7992114B1
|
|
Timing analysis using statistical on-chip variation
|
|
US7958476B1
|
|
Method for multi-cycle path and false path clock gating
|
|
US8006216B1
|
|
Dynamic push for topological routing of semiconductor packages
|
|
US2008301594A1
|
|
Method for optimized automatic clock gating
|
|
US2007266359A1
|
|
Relative Floorplanning For Improved Integrated Circuit Design
|
|
WO2007120879A2
|
|
Placement-driven physical-hierarchy generation
|
|
US2007245280A1
|
|
System and method for placement of soft macros
|
|
US2007006103A1
|
|
Signal flow driven circuit analysis and partitioning technique
|
|
US7458049B1
|
|
Aggregate sensitivity for statistical static timing analysis
|
|
US7434188B1
|
|
Lithographically optimized placement tool
|
|
US2005268267A1
|
|
Methods and systems for mixed-mode physical synthesis in electronic design automation
|
|
US7346874B1
|
|
Parametric timing analysis
|
|
US2006075365A1
|
|
Circuit optimization with posynomial function F having an exponent of a first design parameter
|
|
US7337416B1
|
|
Method of using strongly coupled components to estimate integrated circuit performance
|
|
US7203873B1
|
|
Asynchronous control of memory self test
|
|
US7240314B1
|
|
Redundantly tied metal fill for IR-drop and layout density optimization
|
|
US7353488B1
|
|
Flow definition language for designing integrated circuit implementation flows
|
|
US7155693B1
|
|
Floorplanning a hierarchical physical design to improve placement and routing
|
|
US7213221B1
|
|
Modeling interconnected propagation delay for an integrated circuit design
|
