|
US2013130511A1
|
|
Coarse grid design methods and structures
|
|
US2012144360A1
|
|
Scalable meta-data objects
|
|
US2012118854A1
|
|
Methods for linewidth modification and apparatus implementing the same
|
|
US2009294981A1
|
|
Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same
|
|
US2009100396A1
|
|
Methods and systems for process compensation technique acceleration
|
|
US2008222587A1
|
|
Integrated circuit cell library for multiple patterning
|
|
US2009152734A1
|
|
Super-self-aligned contacts and method for making the same
|
|
US2008190119A1
|
|
Package for housing a semiconductor chip and method for operating a semiconductor chip at less-than-ambient temperatures
|
|
US2006081908A1
|
|
Flash gate stack notch to improve coupling ratio
|
|
US2006065626A1
|
|
Detection and feed forward of exposed area to improve plasma etching
|
