|
US2020013880A1
|
|
Integrated circuit device with faraday shield
|
|
US2019100427A1
|
|
Monolithic integration of PMUT on CMOS
|
|
TW201929276A
|
|
Monolithic integrated device
|
|
US2018151622A1
|
|
Monolithic integrated device
|
|
MY165848A
|
|
Parallel stacked symmetrical and differential inductor
|
|
MY160081A
|
|
Method for manufacturing a planarised reflective layer for micromirror devices
|
|
MY162310A
|
|
Method for fabricating a bottom oxide layer in a trench
|
|
MY136744A
|
|
An improved on-chip capacitor
|
|
MY140780A
|
|
Via etch monitoring
|
|
MY130517A
|
|
Semiconductor device with dual gate oxides
|
|
MY141557A
|
|
Shallow trench isolation
|
|
MY130338A
|
|
Method of forming ultra shallow junctions
|
|
MY135311A
|
|
Static pad conditioner
|
|
US6864956B1
|
|
Dual phase grating alignment marks
|
|
US2004166698A1
|
|
Semiconductor device with dual gate oxides
|
|
US2004161897A1
|
|
Semiconductor device having multiple gate oxide layers and method of manufacturing thereof
|
|
US2004147090A1
|
|
Shallow trench isolation
|
|
US2004058287A1
|
|
Pre-heating dilution gas before mixing with steam in diffusion furnace
|
|
US2004083976A1
|
|
Modified deposition ring to eliminate backside and wafer edge coating
|
|
US6821190B1
|
|
Static pad conditioner
|
