|
US2014351653A1
|
|
Memory card test interface
|
|
WO2011139743A1
|
|
Phased nand power-on reset
|
|
WO2011133412A1
|
|
P-type control gate in non-volatile storage and methods for forming same
|
|
TW201137886A
|
|
Extra dummy erase pulses after shallow erase-verify to avoid sensing deep erased threshold voltage
|
|
TW201201213A
|
|
Non-volatile memory with fast binary programming and reduced power consumption
|
|
WO2011081990A1
|
|
Erase command caching to improve erase performance on flash memory
|
|
WO2011081989A1
|
|
Physical compression of data with flat or systematic pattern
|
|
WO2011081910A1
|
|
Programming non-volatile storage with fast bit detection and verify skip
|
|
CN102656538A
|
|
Automatic and controllable system operation
|
|
CN102783029A
|
|
Temperature-stable oscillator circuit having frequency-to-current feedback
|
|
CN104657231A
|
|
System and method of error correction of control data at a memory device
|
|
CN102782654A
|
|
Method and controller for performing a copy-back operation
|
|
CN102667943A
|
|
Non-volatile memory and method with accelerated post-write read to manage errors
|
|
WO2011034784A1
|
|
Nonvolatile memory controller with scalable pipelined error correction
|
|
TW201118871A
|
|
Identifying at-risk data in non-volatile storage
|
|
WO2011025731A1
|
|
Partial speed and full speed programming for non-volatile memory using floating bit lines
|
|
CN102473126A
|
|
Controller and method for providing read status and spare block management information in flash memory system
|
|
WO2011019600A1
|
|
Controller and method for detecting a transmission error over a nand interface using error detection code
|
|
CN102483685A
|
|
Multi-bank non-volatile memory system with satellite file system
|
|
US7888966B1
|
|
Enhancement of input/output for non source-synchronous interfaces
|
