|
US2018316324A1
|
|
Offset trimming for differential amplifier
|
|
CN107204340A
|
|
CP trap biasing means
|
|
US2016372200A1
|
|
Fast scan to detect bit line discharge time
|
|
US2017330631A1
|
|
Dummy word line control scheme for non-volatile memory
|
|
US2017330635A1
|
|
Using non-volatile memory bad blocks
|
|
US2017322843A1
|
|
Multi-die data storage device with in-memory parity circuitry
|
|
US2017091243A1
|
|
Reduction of write amplification in object store
|
|
US2017315943A1
|
|
Systems and methods for performing direct memory access (dma) operations
|
|
US9711227B1
|
|
Non-volatile memory with in field failure prediction using leakage detection
|
|
US9620201B1
|
|
Storage system and method for using hybrid blocks with sub-block erase operations
|
|
US9792995B1
|
|
Independent multi-plane read and low latency hybrid read
|
|
US9583198B1
|
|
Word line-dependent and temperature-dependent pass voltage during programming
|
|
US2017301403A1
|
|
Dummy voltage to reduce first read effect in memory
|
|
US2017300263A1
|
|
Memory interface command queue throttling
|
|
US9721672B1
|
|
Multi-die programming with die-jumping induced periodic delays
|
|
US2017300246A1
|
|
Storage system and method for recovering data corrupted in a host memory buffer
|
|
US9753476B1
|
|
Voltage Regulator With Fast Overshoot Settling Response
|
|
US2017256955A1
|
|
Efficient Peak Current Management In A Multi-Die Stack
|
|
US9721963B1
|
|
Three-dimensional memory device having a transition metal dichalcogenide channel
|
|
US2017287557A1
|
|
Filament confinement in reversible resistance-switching memory elements
|
