|
US2013263066A1
|
|
Pre-colored methodology of multiple patterning
|
|
US2013263065A1
|
|
Pre-colored methodology of multiple patterning
|
|
US2014029358A1
|
|
Memory device and method for writing therefor
|
|
US2013148438A1
|
|
Tracking cell and method for semiconductor memories
|
|
US2012327730A1
|
|
SRAM differential voltage sensing apparatus
|
|
US2012313177A1
|
|
Semiconductor structure with dummy polysilicon lines
|
|
US2012056656A1
|
|
Level shifter
|
|
US2012037997A1
|
|
Semiconductor device for word line driver with efficient routing of conductor for decreased gate resistance
|
|
US2012032293A1
|
|
Edge devices layout for improved performance
|
|
US2010278002A1
|
|
Circuit and method of providing current compensation
|
|
US2010238753A1
|
|
Integrated circuits, systems, and methods for reducing leakage currents in a retention mode
|
|
US2011199847A1
|
|
Sense amplifier with low sensing margin and high device variation tolerance
|
|
US2010165707A1
|
|
Read/write margin improvement in SRAM design using dual-gate transistors
|
