|
US6388471B1
|
|
Single phase edge trigger register
|
|
US6252819B1
|
|
Reduced line select decoder for a memory array
|
|
US6292061B1
|
|
Low-voltage CMOS phase-locked loop (PLL) for high-performance microprocessor clock generation
|
|
US6530011B1
|
|
Method and apparatus for vector register with scalar values
|
|
US6088784A
|
|
Processor with multiple execution units and local and global register bypasses
|
|
US6252818B1
|
|
Apparatus and method for operating a dual port memory cell
|
|
US6480872B1
|
|
Floating-point and integer multiply-add and multiply-accumulate
|
|
US6311292B1
|
|
Circuit, architecture and method for analyzing the operation of a digital processing system
|
|
US6092129A
|
|
Method and apparatus for communicating signals between circuits operating at different frequencies
|
|
US6085271A
|
|
System bus arbitrator for facilitating multiple transactions in a computer system
|
|
US6070229A
|
|
Cache memory cell with a pre-programmed state
|
|
US6055606A
|
|
Writeback cache cell with a dual ported dirty bit cell and method for operating such a cache cell
|
|
US6035388A
|
|
Method and apparatus for dual issue of program instructions to symmetric multifunctional execution units
|
