|
US6580296B1
|
|
Low power differential conductance-based logic gate and method of operation thereof
|
|
US6259275B1
|
|
Logic gate having reduced power dissipation and method of operation thereof
|
|
US6430585B1
|
|
Noise tolerant conductance-based logic gate and methods of operation and manufacturing thereof
|
|
US6438572B1
|
|
Adder having reduced number of internal layers and method of operation thereof
|
|
US6205458B1
|
|
Adder and multiplier circuits employing logic gates having discrete, weighted inputs and methods of performing combinatorial operations therewith
|
