|
US2013239079A1
|
|
System and method for taking inter-clock correlation into account in on-chip timing derating
|
|
US2013229166A1
|
|
Programmable slew rate power switch
|
|
US2013152034A1
|
|
System and method for reducing integrated circuit timing derating
|
|
US2013080986A1
|
|
Timing signoff system and method that takes static and dynamic voltage drop into account
|
|
US2012284679A1
|
|
Intelligent dummy metal fill process for integrated circuits
|
|
US2012017190A1
|
|
Implementing and checking electronic circuits with flexible ramptime limits and tools for performing the same
|
|
US2010153895A1
|
|
Timing error sampling generator, critical path monitor for hold and setup violations of an integrated circuit and a method of timing testing
|
|
US2010095260A1
|
|
Reducing path delay sensitivity to temperature variation in timing-critical paths
|
|
US2010095259A1
|
|
Circuit timing analysis incorporating the effects of temperature inversion
|
