|
US2013290675A1
|
|
Mitigation of thread hogs on a threaded processor and prevention of allocation of resources to one or more instructions following a load miss
|
|
US2013138887A1
|
|
Selectively dropping prefetch requests based on prefetch accuracy information
|
|
US2013124829A1
|
|
Reducing power consumption and resource utilization during miss lookahead
|
|
US2013124828A1
|
|
Prefetching load data in lookahead mode and invalidating architectural registers instead of writing results for retiring instructions
|
|
US2012131311A1
|
|
Correlation-based instruction prefetching
|
|
US2011276760A1
|
|
Non-committing store instructions
|
|
US2011179230A1
|
|
Method of read-set and write-set management by distinguishing between shared and non-shared memory regions
|
|
US2010274992A1
|
|
Apparatus and method for handling dependency conditions between floating-point instructions
|
|
US2010169611A1
|
|
Branch misprediction recovery mechanism for microprocessors
|
|
US2010077154A1
|
|
Method and system for optimizing processor performance by regulating issue of pre-fetches to hot cache sets
|
|
US2009106495A1
|
|
Non-coherent store instruction for fast inter-strand data communication for processors with write-through L1 caches
|
