Non-volatile memory device with built-in test control unit and methods of testing and repairing a cell array
US2008181012A1
Memory device with adaptive sense unit and method of reading a cell array
US2008084757A1
Memory cell
CN1967721A
Evaluation circuit and evaluation method for the assessment of memory cell states
DE102006036546A1
Capacitance charging current limiting device, charge pumping arrangement, method for limiting a charging current to a charge pump and method for limiting the charging current to a capacitor
US2008019187A1
Memory device and method for verifying information stored in memory cells
US2007280002A1
Charge-trapping memory device and methods for its manufacturing and operation
DE102006022071A1
Electronic circuit arrangement has two evaluation circuits that assess two stored analog electrical quantities of memory cells and provide assessment result in digitized form
DE102006022072A1
Electronic circuit arrangement has two evaluation circuits that assess two stored analog electrical quantities of memory cells and provide assessment result in digitized form
