|
US2015085593A1
|
|
Non-volatile memory (NVM) with dynamically adjusted reference current
|
|
US2015049555A1
|
|
Extended protection for embedded erase of non-volatile memory cells
|
|
US2014321211A1
|
|
Non-volatile memory (NVM) with variable verify operations
|
|
US2013194874A1
|
|
Dynamic healing of non-volatile memory cells
|
|
US2014204678A1
|
|
Dynamic detection method for latent slow-to-erase bit for high performance and high reliability flash memory
|
|
US2014143630A1
|
|
Dynamic read scheme for high reliability high performance flash memory
|
|
US2014063946A1
|
|
Non-volatile memory (NVM) that uses soft programming
|
|
US2014029335A1
|
|
Methods and systems for adjusting NVM cell bias conditions based upon operating temperature to reduce performance degradation
|
|
US2014029351A1
|
|
Methods and systems for adjusting NVM cell bias conditions for program/erase operations to reduce performance degradation
|
|
US2014029350A1
|
|
Methods and systems for adjusting NVM cell bias conditions for read/verify operations to compensate for performance degradation
|
|
US2013308402A1
|
|
Test flow to detect a latent leaky bit of a non-volatile memory
|
|
US2013290808A1
|
|
Erasing a non-volatile memory (NVM) system having error correction code (ECC)
|
|
US2013194875A1
|
|
Structure and method for healing tunnel dielectric of non-volatile memory cells
|
|
US8290759B1
|
|
Negative bias temperature instability in dynamic operation of an integrated circuit
|
