|
US2013033946A1
|
|
Frequency-agile strobe window generation
|
|
US2012239898A1
|
|
Memory system with independently adjustable core and interface data rates
|
|
US2012236659A1
|
|
Staggered mode transitions in a segmented interface
|
|
US2012155526A1
|
|
Communication channel calibration for drift conditions
|
|
US9208836B1
|
|
Chip-to-chip signaling with improved bandwidth utilization
|
|
US2012198179A1
|
|
Area-efficient, width-adjustable signaling interface
|
|
US2013212331A1
|
|
Techniques for storing data and tags in different memory arrays
|
|
US2013132704A1
|
|
Memory controller and method for tuned address mapping
|
|
US2013032950A1
|
|
Techniques for interconnecting stacked dies using connection sites
|
|
US2011141829A1
|
|
Circuits for Reducing Power Consumption of Memory Components
|
|
US2012254472A1
|
|
Chip selection in a symmetric interconnection topology
|
|
US2012011331A1
|
|
Memory system, controller and device that supports a merged memory command protocol
|
|
US2012179880A1
|
|
Shared access memory scheme
|
|
US2011283060A1
|
|
Maintenance operations in a DRAM
|
|
US2009164677A1
|
|
Timing adjustment in a reconfigurable system
|
|
US2009129505A1
|
|
Partial-rate transfer mode for fixed-clock-rate interface
|
|
US2010077136A1
|
|
Memory Systems and methods supporting volatile and wear-leveled nonvolatile physical memory
|
|
US2006077731A1
|
|
Memory module with termination component
|
|
US2006117155A1
|
|
Micro-threaded memory
|
