|
US10972106B1
|
|
Phase and delay compensation circuit and method
|
|
US10972115B1
|
|
Methods and apparatus for calibrating a regulated charge sharing analog-to-digital converter (ADC)
|
|
US2020235746A1
|
|
Locked loop circuit and method with digitally-controlled oscillator (dco) gain normalization
|
|
US2019190525A1
|
|
Locked loop circuit with configurable second error input
|
|
US2019386663A1
|
|
Locked loop circuit and method with digitally-controlled oscillator (DCO) gain normalization
|
|
US2019050517A1
|
|
Integrated circuit design system with automatic timing margin reduction
|
|
US2018181684A1
|
|
Concurrently optimized system-on-chip implementation with automatic synthesis and integration
|
|
US2018107774A1
|
|
Timing analysis for electronic design automation of parallel multi-state driver circuits
|
