|
US2012161328A1
|
|
Reticle set modification to produce multi-core dies
|
|
US2012239847A1
|
|
Multi-core microprocessor internal bypass bus
|
|
US2012331328A1
|
|
Apparatus and method for delayed synchronous data reception
|
|
US2012331327A1
|
|
Optimized synchronous strobe transmission mechanism
|
|
US2012331330A1
|
|
Programmable mechanism for optimizing a synchronous data bus
|
|
US2012331324A1
|
|
Programmable mechanism for synchronous strobe advance
|
|
US2012331329A1
|
|
Optimized synchronous data reception mechanism
|
|
US2012331325A1
|
|
Programmable mechanism for delayed synchronous data reception
|
|
US2012331326A1
|
|
Apparatus and method for advanced synchronous strobe transmission
|
|
US2012146714A1
|
|
Apparatus and method for adjustable back bias control of an integrated circuit
|
|
US2012151226A1
|
|
Apparatus and method for selective back bias control of an integrated circuit
|
|
US2012151227A1
|
|
Apparatus and method for adaptive back bias control of an integrated circuit
|
|
US2011185160A1
|
|
Multi-core processor with external instruction execution rate heartbeat
|
|
US2011035623A1
|
|
Detection of fuse re-growth in a microprocessor
|
|
US2010262729A1
|
|
Configurable bus termination for multi-core/multi-package processor configurations
|
|
US2010262747A1
|
|
Location-based bus termination for multi-core processors
|
|
US2010229012A1
|
|
Microprocessor that performs adaptive power throttling
|
