|
US2021033669A1
|
|
Reversible Multi-Bit Scan Cell-based Scan Chains For Improving Chain Diagnostic Resolution
|
|
US2020341057A1
|
|
Low Pin Count Reversible Scan Architecture
|
|
US2020327268A1
|
|
Scan cell architecture for improving test coverage and reducing test application time
|
|
US10872191B1
|
|
Invariant property-based clustering of circuit images for electronic design automation (EDA) applications
|
|
WO2020167753A1
|
|
Bidirectional scan cells for single-path reversible scan chains
|
|
WO2020159900A1
|
|
Multi-capture at-speed scan test based on a slow clock signal
|
|
US2020166571A1
|
|
Chain Testing And Diagnosis Using Two-Dimensional Scan Architecture
|
|
US10846448B1
|
|
Limited basis quantum particle definitions in applications of quantum computing to electronic design automation processes
|
|
US2020142442A1
|
|
Local Clock Injection And Independent Capture For Circuit Test Of Multiple Cores In Clock Mesh Architecture
|
|
US2020141999A1
|
|
Clock Gating And Scan Clock Generation For Circuit Test
|
|
US2021064615A1
|
|
Memory system query with expanding request
|
|
US2021064694A1
|
|
Templated form generation from meta model based rules with concurrent editing
|
|
US2021064717A1
|
|
Edge-Based Camera for Characterizing Semiconductor Layout Designs
|
|
WO2020190321A1
|
|
Harness assembly line balancing
|
|
US2021065733A1
|
|
Audio data augmentation for machine learning object classification
|
|
US10937509B1
|
|
Voltage and Temperature Adaptive Memory Leakage Reduction Bias Circuit
|
|
WO2020146011A1
|
|
Software checkpoint-restoration between distinctly compiled executables
|
|
WO2020214195A1
|
|
Method and apparatus for processing memory repair information
|
|
US10922468B1
|
|
Genealogy driven ic layout generator and classification method
|
|
US2020233931A1
|
|
Machine learning-based parasitic extraction automation for circuit design and verification
|
