|
US2014057415A1
|
|
Methods of forming a layer of silicon on a layer of silicon/germanium
|
|
US8541281B1
|
|
Replacement gate process flow for highly scaled semiconductor devices
|
|
US2013221478A1
|
|
Methods of forming isolation structures for semiconductor devices by employing a spin-on glass material or a flowable oxide material
|
|
US2013214381A1
|
|
Methods of forming isolation structures for semiconductor devices
|
|
US2013214392A1
|
|
Methods of forming stepped isolation structures for semiconductor devices using a spacer technique
|
|
US2013210216A1
|
|
Epitaxial channel formation methods and structures
|
|
US2013105917A1
|
|
Methods of epitaxially forming materials on transistor devices
|
|
US2012025315A1
|
|
Transistor with Embedded Strain-Inducing Material and Dummy Gate Electrodes Positioned Adjacent to the Active Region
|
|
US2012282763A1
|
|
Process flow to reduce hole defects in P-active regions and to reduce across-wafer threshold voltage scatter
|
|
US2012267683A1
|
|
Early embedded silicon germanium with insitu boron doping and oxide/nitride proximity spacer
|
|
US2012153350A1
|
|
Semiconductor devices and methods for fabricating the same
|
|
US2010221883A1
|
|
Adjusting of a non-silicon fraction in a semiconductor alloy during transistor fabrication by an intermediate oxidation process
|
