|
US8778742B1
|
|
Methods and systems for gate dimension control in multi-gate structures for semiconductor devices
|
|
US2014239372A1
|
|
Split gate non-volatile memory (NVM) cell and method therefor
|
|
US2014050029A1
|
|
Split-gate memory cells having select-gate sidewall metal silicide regions and related manufacturing methods
|
|
US8530950B1
|
|
Methods and structures for split gate memory
|
|
US2013193506A1
|
|
Semiconductor device having different non-volatile memories having nanocrystals of differing densities and method therefor
|
|
US2012264277A1
|
|
Method for forming a semiconductor device having nanocrystals
|
|
US2012264282A1
|
|
Method for forming a semiconductor device having nanocrystals
|
|
US2012217573A1
|
|
Non-volatile memory (NVM) cell for endurance and method of making
|
|
US2010244120A1
|
|
Nonvolatile split gate memory cell having oxide growth
|
|
US2012135596A1
|
|
Method of removing nanocrystals
|
|
US2009108325A1
|
|
Split gate device and method for forming
|
|
US2007091682A1
|
|
Byte-Erasable Nonvolatile Memory Devices
|
