|
CN112000511A
|
|
ECC circuit optimization method based on Hamming code
|
|
CN111786663A
|
|
System for automatically adjusting input delay, output delay and input/output delay
|
|
CN111832241A
|
|
FPGA multi-region dynamic parameter time sequence driving design method
|
|
CN111814418A
|
|
FPGA configuration memory
|
|
CN111985175A
|
|
Split screen layout method for field programmable gate array chip design
|
|
CN111611757A
|
|
Method for improving operation efficiency of circuit design tuning tool
|
|
CN111611013A
|
|
FPGA (field programmable Gate array) hard start method and device supporting multiple images
|
|
CN111965530A
|
|
JTAG-based FPGA chip automatic test method
|
|
CN111459878A
|
|
Method and system for automatically reducing clock delay deviation
|
|
CN111459874A
|
|
Multiplexing method for field programmable gate array configuration flash memory
|
|
CN111294043A
|
|
System for automatically recovering external clock based on PLL
|
|
CN111371455A
|
|
System for dynamic switching of PLL output frequency
|
|
CN111079362A
|
|
Parallel comprehensive algorithm utilizing hierarchical information
|
|
CN110704263A
|
|
Method for detecting completion of Flash read operation power-on
|
|
CN110162498A
|
|
The LVDS that can be worked under different electrical power voltage receives circuit
|
|
CN110083567A
|
|
A kind of chip architecture
|
|
CN110047764A
|
|
A kind of system-in-a-package method of integrated fpga chip and artificial intelligence chip
|
|
CN109919321A
|
|
Unit has the artificial intelligence module and System on Chip/SoC of local accumulation function
|
|
CN109766293A
|
|
Connect the circuit and System on Chip/SoC of FPGA and artificial intelligence module on chip
|
|
CN109885512A
|
|
The System on Chip/SoC and design method of integrated FPGA and artificial intelligence module
|
