US8904331B1
|
|
Method and apparatus for performing time domain jitter modeling
|
US8930175B1
|
|
Method and apparatus for performing timing analysis that accounts for rise/fall skew
|
US8775701B1
|
|
Method and apparatus for source-synchronous capture using a first-in-first-out unit
|
US8930597B1
|
|
Method and apparatus for supporting low-latency external memory interfaces for integrated circuits
|
US8588014B1
|
|
Methods for memory interface calibration
|
US2011299346A1
|
|
Apparatus for source-synchronous information transfer and associated methods
|
US8255860B1
|
|
Exploiting independent portions of logic designs for timing optimization
|
US9697309B1
|
|
Metastability-hardened synchronization circuit
|
US8261218B1
|
|
Systems and methods for determining beneficial clock-path connection delays
|
US8732639B1
|
|
Method and apparatus for protecting, optimizing, and reporting synchronizers
|
US8949763B1
|
|
Apparatus and methods for optimization of integrated circuits
|