|
WO2010053603A1
|
|
Method for piecewise hierarchical sequential verification
|
|
US2005060128A1
|
|
Physical realization of dynamic logic using parameterized tile partitioning
|
|
US2004139423A1
|
|
Expansion syntax
|
|
US7053664B2
|
|
Null value propagation for FAST14 logic
|
|
US6956406B2
|
|
Static storage element for dynamic logic
|
|
US6714045B2
|
|
Static transmission of FAST14 logic 1-of-N signals
|
|
US7346484B2
|
|
Monitor manager that creates and executes state machine-based monitor instances in a digital simulation
|
|
US6898691B2
|
|
Rearranging data between vector and matrix forms in a SIMD matrix processor
|
|
US6732346B2
|
|
Generation of route rules
|
|
US7099812B2
|
|
Grid that tracks the occurrence of a N-dimensional matrix of combinatorial events in a simulation using a linear index
|
|
US6728654B2
|
|
Random number indexing method and apparatus that eliminates software call sequence dependency
|
|
US6745357B2
|
|
Dynamic logic scan gate method and apparatus
|
|
US2002067187A1
|
|
Method for calculating dynamic logic block propagation delay targets using time borrowing
|
|
US6557021B1
|
|
Rounding anticipator for floating point operations
|
|
US6622240B1
|
|
Method and apparatus for pre-branch instruction
|
|
US6412085B1
|
|
Method and apparatus for a special stress mode for N-NARY logic that initializes the logic into a functionally illegal state
|
|
US6271683B1
|
|
Dynamic logic scan gate method and apparatus
|
|
US6415405B1
|
|
Method and apparatus for scan of synchronized dynamic logic using embedded scan gates
|
|
AU2712300A
|
|
Method and apparatus for routing 1 of n signals
|
|
US6594803B1
|
|
Method and apparatus that reports multiple status events with a single monitor
|
