|
US6584611B2
|
|
Critical path optimization—unload hard extended scalar block
|
|
US6718541B2
|
|
Register economy heuristic for a cycle driven multiple issue instruction scheduler
|
|
US6751645B1
|
|
Methods and apparatus for performing pipelined SRT division
|
|
US6567831B1
|
|
Computer system and method for parallel computations using table approximation
|
|
US6323688B1
|
|
Efficient half-cycle clocking scheme for self-reset circuit
|
|
US6526573B1
|
|
Critical path optimization-optimizing branch operation insertion
|
|
US6366130B1
|
|
High speed low power data transfer scheme
|
|
US6594824B1
|
|
Profile driven code motion and scheduling
|
|
US6424181B1
|
|
High-speed low-power sense amplifying half-latch and apparatus thereof for small-swing differential logic (SSDL)
|
|
US6373149B1
|
|
Power supply control for low voltage circuits using high threshold switch transistors
|
|
US6351155B1
|
|
High-speed sense amplifier capable of cascade connection
|
|
US6313691B1
|
|
Method and apparatus for adjusting the static thresholds of CMOS circuits
|
|
US6549903B1
|
|
Integrity of tagged data
|
|
US6265896B1
|
|
Level transfer circuit for LVCMOS applications
|
|
US6320446B1
|
|
System for improving low voltage CMOS performance
|
|
US6564372B1
|
|
Critical path optimization-unzipping
|
|
US6668316B1
|
|
Method and apparatus for conflict-free execution of integer and floating-point operations with a common register file
|
|
US6363405B1
|
|
Computer system and method for parallel computations using table approximation methods
|
|
US6412105B1
|
|
Computer method and apparatus for compilation of multi-way decisions
|
|
US6560775B1
|
|
Branch preparation
|
