|
US6459646B1
|
|
Bank-based configuration and reconfiguration for programmable logic in a system on a chip
|
|
US6518787B1
|
|
Input/output architecture for efficient configuration of programmable input/output cells
|
|
US6728906B1
|
|
Trace buffer for a configurable system-on-chip
|
|
US6694489B1
|
|
Test interface for a configurable system on-chip
|
|
US6704850B1
|
|
Method and apparatus for determining the width of a memory subsystem
|
|
US6658547B1
|
|
Method and apparatus for specifying address offsets and alignment in logic design
|
|
US6721840B1
|
|
Method and system for interfacing an integrated circuit to synchronous dynamic memory and static memory
|
|
US6661812B1
|
|
Bidirectional bus for use as an interconnect routing resource
|
|
US6624656B1
|
|
Input/output circuit with user programmable functions
|
|
US6691266B1
|
|
Bus mastering debugging system for integrated circuits
|
|
US6259286B1
|
|
Method and apparatus for a power-on-reset system
|
|
US6236245B1
|
|
Output pre-driver for reducing totem pole current
|
|
US6467009B1
|
|
Configurable processor system unit
|
